GS-3Science & Technology15 December 20253 min read

DHRUV64: India's First Indigenous Server Processor for UPSC

Aspirant's Challenge

Q. Regarding the DHRUV64 microprocessor launched recently, which of the following statements is/are correct?

1. It is a 64-bit dual-core microprocessor with a clock speed of 1.0 GHz.

2. It has been developed by the IIT Madras team that previously created the SHAKTI processor.

3. It is based on the RISC-V open-source architecture, reducing dependence on foreign IP.

Select the correct answer using the code given below:

(a) 1 and 2 only

(b) 2 and 3 only

(c) 1 and 3 only

(d) 1, 2 and 3

Read the analysis below to verify your answer →

Context

India has launched DHRUV64 — its first homegrown 1.0 GHz, 64-bit dual-core microprocessor. Developed by the Centre for Development of Advanced Computing (C-DAC) under the Microprocessor Development Programme, it marks a significant step in India's semiconductor self-reliance journey.

What is DHRUV64?

DHRUV64 is a fully indigenous microprocessor built on the RISC-V architecture. It is designed for both strategic and commercial applications including 5G infrastructure, automotive systems, industrial automation, and IoT devices.

Key Specifications:

  • Clock Speed: 1.0 GHz
  • Architecture: 64-bit dual-core
  • Design: RISC-V (open-source, no licence fees)
  • Developer: C-DAC

Why RISC-V Matters

RISC-V is an open-source instruction set architecture that allows chip designers to build processors without paying licence fees. This enables:

  • Lower development costs
  • Greater design flexibility
  • Reduced dependence on foreign IP

India adopted RISC-V through the Digital India RISC-V (DIR-V) Programme launched in April 2022.

India's Indigenous Processor Ecosystem

DHRUV64 is part of a broader push to build an Indian processor ecosystem. Other notable indigenous processors include:

  • SHAKTI (2018) — IIT Madras, for defence and space applications
  • AJIT (2018) — IIT Bombay, for industrial and robotics use
  • VIKRAM (2025) — ISRO-SCL, for space navigation and guidance
  • THEJAS32 & THEJAS64 — C-DAC, under DIR-V Programme

DHRUV64 is the third chip fabricated under the DIR-V Programme, after THEJAS32 (at Silterra, Malaysia) and THEJAS64 (at SCL Mohali).

Government Initiatives

Several programmes support India's semiconductor ambitions:

  • India Semiconductor Mission (ISM) — Launched December 2021; approved 10 projects across 6 states; ₹1.60 lakh crore investment
  • Digital India RISC-V (DIR-V) — Launched April 2022; develops indigenous RISC-V microprocessors for industry and strategic sectors
  • Chips to Startup (C2S) — ₹250 crore across 113 institutions; target: 85,000 industry-ready professionals
  • Design Linked Incentive (DLI) — Launched 2021; financial support for ICs, chipsets, SoCs design
  • INUP-i2i — Provides researchers access to national nanofabrication facilities

What's Next?

Following DHRUV64's success, C-DAC is now developing the next-generation processors:

  • DHANUSH64
  • DHANUSH64+

These System-on-Chip (SoC) variants will further strengthen India's indigenous processor capabilities.

Significance

India consumes around 20% of all microprocessors manufactured globally. Building domestic capabilities reduces strategic vulnerabilities and supports the growing electronics and digital economy.

DHRUV64 demonstrates that India can design, develop, and prototype advanced processors using homegrown talent. It also provides startups, academia, and industry a platform to build indigenous computing products without relying on foreign processors.

Daily Prelims DrillTarget 2026

Test your retention of today's analysis with our high-yield Prelims drill.

Start Drill →

🎯 Analysis & Insights

Prelims mastery

Correct Answer: (c) 1 and 3 only.

Reasoning: DHRUV64 was developed by the Centre for Development of Advanced Computing (C-DAC), not IIT Madras. SHAKTI was the project from IIT Madras (Statement 2 is false).

Mains perspective

"The transition from assembly-only electronics to deep-tech design through the Digital India RISC-V (DIR-V) programme is a prerequisite for India's global semiconductor leadership." Analyze in the context of the DHRUV64 launch. (150 words)

Connecting the Dots

GS-3Economy

REPM Scheme: India's Critical Mineral Strategy Explained for UPSC

GS-3Science & Technology

C2S Programme: Building India's 85,000 Semiconductor Workforce for UPSC

GS-3Science & Technology

DLI Scheme: Decoding India’s Chip Design Incentives for UPSC

View Official Source →